1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-none-linux-gnu < %s -o -| FileCheck %s
define i64 @umull(i64 %x0, i64 %x1) {
; CHECK-LABEL: umull:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: umull x0, w1, w0
; CHECK-NEXT: ret
entry:
%and = and i64 %x0, 4294967295
%and1 = and i64 %x1, 4294967295
%mul = mul nuw i64 %and1, %and
ret i64 %mul
}
define i64 @umull2(i64 %x, i32 %y) {
; CHECK-LABEL: umull2:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: umull x0, w0, w1
; CHECK-NEXT: ret
entry:
%and = and i64 %x, 4294967295
%conv = zext i32 %y to i64
%mul = mul nuw nsw i64 %and, %conv
ret i64 %mul
}
define i64 @umull2_commuted(i64 %x, i32 %y) {
; CHECK-LABEL: umull2_commuted:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: umull x0, w0, w1
; CHECK-NEXT: ret
entry:
%and = and i64 %x, 4294967295
%conv = zext i32 %y to i64
%mul = mul nuw nsw i64 %conv, %and
ret i64 %mul
}
define i64 @smull(i64 %x0, i64 %x1) {
; CHECK-LABEL: smull:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: smull x0, w1, w0
; CHECK-NEXT: ret
entry:
%sext = shl i64 %x0, 32
%conv1 = ashr exact i64 %sext, 32
%sext4 = shl i64 %x1, 32
%conv3 = ashr exact i64 %sext4, 32
%mul = mul nsw i64 %conv3, %conv1
ret i64 %mul
}
define i64 @smull2(i64 %x, i32 %y) {
; CHECK-LABEL: smull2:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: smull x0, w0, w1
; CHECK-NEXT: ret
entry:
%shl = shl i64 %x, 32
%shr = ashr exact i64 %shl, 32
%conv = sext i32 %y to i64
%mul = mul nsw i64 %shr, %conv
ret i64 %mul
}
define i64 @smull2_commuted(i64 %x, i32 %y) {
; CHECK-LABEL: smull2_commuted:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: smull x0, w0, w1
; CHECK-NEXT: ret
entry:
%shl = shl i64 %x, 32
%shr = ashr exact i64 %shl, 32
%conv = sext i32 %y to i64
%mul = mul nsw i64 %conv, %shr
ret i64 %mul
}
|
GitWeb