1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=arm64-eabi -mcpu=cyclone | FileCheck %s
define i128 @shl(i128 %r, i128 %s) nounwind readnone {
; CHECK-LABEL: shl:
; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x2
; CHECK-NEXT: lsr x8, x0, x8
; CHECK-NEXT: cmp x2, #0 // =0
; CHECK-NEXT: csel x8, xzr, x8, eq
; CHECK-NEXT: lsl x9, x1, x2
; CHECK-NEXT: orr x8, x8, x9
; CHECK-NEXT: lsl x9, x0, x2
; CHECK-NEXT: sub x10, x2, #64 // =64
; CHECK-NEXT: cmp x10, #0 // =0
; CHECK-NEXT: csel x1, x9, x8, ge
; CHECK-NEXT: csel x0, xzr, x9, ge
; CHECK-NEXT: ret
%shl = shl i128 %r, %s
ret i128 %shl
}
define i128 @shl_mask(i128 %r, i128 %s) nounwind readnone {
; CHECK-LABEL: shl_mask:
; CHECK: // %bb.0:
; CHECK-NEXT: lsl x8, x1, x2
; CHECK-NEXT: lsr x9, x0, #1
; CHECK-NEXT: and x10, x2, #0x3f
; CHECK-NEXT: eor x10, x10, #0x3f
; CHECK-NEXT: lsr x9, x9, x10
; CHECK-NEXT: orr x1, x8, x9
; CHECK-NEXT: lsl x0, x0, x2
; CHECK-NEXT: ret
%mask = and i128 %s, 63
%shl = shl i128 %r, %mask
ret i128 %shl
}
define i128 @ashr(i128 %r, i128 %s) nounwind readnone {
; CHECK-LABEL: ashr:
; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x2
; CHECK-NEXT: lsl x8, x1, x8
; CHECK-NEXT: cmp x2, #0 // =0
; CHECK-NEXT: csel x8, xzr, x8, eq
; CHECK-NEXT: lsr x9, x0, x2
; CHECK-NEXT: orr x8, x9, x8
; CHECK-NEXT: asr x9, x1, x2
; CHECK-NEXT: sub x10, x2, #64 // =64
; CHECK-NEXT: cmp x10, #0 // =0
; CHECK-NEXT: csel x0, x9, x8, ge
; CHECK-NEXT: asr x8, x1, #63
; CHECK-NEXT: csel x1, x8, x9, ge
; CHECK-NEXT: ret
%shr = ashr i128 %r, %s
ret i128 %shr
}
define i128 @ashr_mask(i128 %r, i128 %s) nounwind readnone {
; CHECK-LABEL: ashr_mask:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr x8, x0, x2
; CHECK-NEXT: lsl x9, x1, #1
; CHECK-NEXT: and x10, x2, #0x3f
; CHECK-NEXT: eor x10, x10, #0x3f
; CHECK-NEXT: lsl x9, x9, x10
; CHECK-NEXT: orr x0, x8, x9
; CHECK-NEXT: asr x1, x1, x2
; CHECK-NEXT: ret
%mask = and i128 %s, 63
%shr = ashr i128 %r, %mask
ret i128 %shr
}
define i128 @lshr(i128 %r, i128 %s) nounwind readnone {
; CHECK-LABEL: lshr:
; CHECK: // %bb.0:
; CHECK-NEXT: neg x8, x2
; CHECK-NEXT: lsl x8, x1, x8
; CHECK-NEXT: cmp x2, #0 // =0
; CHECK-NEXT: csel x8, xzr, x8, eq
; CHECK-NEXT: lsr x9, x0, x2
; CHECK-NEXT: orr x8, x9, x8
; CHECK-NEXT: lsr x9, x1, x2
; CHECK-NEXT: sub x10, x2, #64 // =64
; CHECK-NEXT: cmp x10, #0 // =0
; CHECK-NEXT: csel x0, x9, x8, ge
; CHECK-NEXT: csel x1, xzr, x9, ge
; CHECK-NEXT: ret
%shr = lshr i128 %r, %s
ret i128 %shr
}
define i128 @lshr_mask(i128 %r, i128 %s) nounwind readnone {
; CHECK-LABEL: lshr_mask:
; CHECK: // %bb.0:
; CHECK-NEXT: lsr x8, x0, x2
; CHECK-NEXT: lsl x9, x1, #1
; CHECK-NEXT: and x10, x2, #0x3f
; CHECK-NEXT: eor x10, x10, #0x3f
; CHECK-NEXT: lsl x9, x9, x10
; CHECK-NEXT: orr x0, x8, x9
; CHECK-NEXT: lsr x1, x1, x2
; CHECK-NEXT: ret
%mask = and i128 %s, 63
%shr = lshr i128 %r, %mask
ret i128 %shr
}
|
GitWeb