llvm/test/CodeGen/AArch64/lround-conv-win.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

; RUN: llc < %s -mtriple=aarch64-windows -mattr=+neon | FileCheck %s

; CHECK-LABEL: testmsxs:
; CHECK:       fcvtas  w8, s0
; CHECK-NEXT:  sxtw    x0, w8
; CHECK-NEXT:  ret
define i64 @testmsxs(float %x) {
entry:
  %0 = tail call i32 @llvm.lround.i32.f32(float %x)
  %conv = sext i32 %0 to i64
  ret i64 %conv
}

; CHECK-LABEL: testmsws:
; CHECK:       fcvtas  w0, s0
; CHECK-NEXT:  ret
define i32 @testmsws(float %x) {
entry:
  %0 = tail call i32 @llvm.lround.i32.f32(float %x)
  ret i32 %0
}

; CHECK-LABEL: testmsxd:
; CHECK:       fcvtas  w8, d0
; CHECK-NEXT:  sxtw    x0, w8
; CHECK-NEXT:  ret
define i64 @testmsxd(double %x) {
entry:
  %0 = tail call i32 @llvm.lround.i32.f64(double %x)
  %conv = sext i32 %0 to i64
  ret i64 %conv
}

; CHECK-LABEL: testmswd:
; CHECK:       fcvtas  w0, d0
; CHECK-NEXT:  ret
define i32 @testmswd(double %x) {
entry:
  %0 = tail call i32 @llvm.lround.i32.f64(double %x)
  ret i32 %0
}

declare i32 @llvm.lround.i32.f32(float) nounwind readnone
declare i32 @llvm.lround.i32.f64(double) nounwind readnone